

# **MCP3202**

# 2.7V Dual Channel 12-Bit A/D Converter with SPI Serial Interface

#### **Features**

- 12-bit resolution
- ±1 LSB max DNL
- ±1 LSB max INL (MCP3202-B)
- ±2 LSB max INL (MCP3202-C)
- Analog inputs programmable as single-ended or pseudo-differential pairs
- On-chip sample and hold
- SPI serial interface (modes 0,0 and 1,1)
- Single supply operation: 2.7V-5.5V
- 100 ksps max. sampling rate at V<sub>DD</sub> = 5V
- 50 ksps max. sampling rate at V<sub>DD</sub> = 2.7V
- Low power CMOS technology
  - 500 nA typical standby current, 5 μA max.
  - 550 µA max. active current at 5V
- Industrial temp range: -40°C to +85°C
- · 8-pin MSOP, PDIP, SOIC and TSSOP packages


#### **Applications**

- Sensor Interface
- Process Control
- · Data Acquisition
- · Battery Operated Systems


#### Description

The Microchip Technology Inc. MCP3202 is a successive approximation 12-bit Analog-to-Digital (A/D) Converter with on-board sample and hold circuitry. The MCP3202 is programmable to provide a single pseudodifferential input pair or dual single-ended inputs. Differential Nonlinearity (DNL) is specified at ±1 LSB, and Integral Nonlinearity (INL) is offered in ±1 LSB (MCP3202-B) and ±2 LSB (MCP3202-C) versions. Communication with the device is done using a simple serial interface compatible with the SPI protocol. The device is capable of conversion rates of up to 100 ksps at 5V and 50 ksps at 2.7V. The MCP3202 device operates over a broad voltage range (2.7V-5.5V). Lowcurrent design permits operation with typical standby and active currents of only 500 nA and 375 µA, respectively. The MCP3202 is offered in 8-pin MSOP, PDIP, TSSOP and 150 mil SOIC packages.

#### **Package Types**



#### **Functional Block Diagram**



# 1.0 ELECTRICAL CHARACTERISTICS

## 1.1 Maximum Ratings\*

V <sub>DD</sub> 7.0
All inputs and outputs w.r.t. $V_{SS}$ 0.6V to $V_{DD}$ +0.6V
Storage temperature65°C to +150°C
Ambient temp. with power applied65°C to +125°C
ESD protection on all pins (HBM)> 4 k

<sup>\*</sup>Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### PIN FUNCTION TABLE

Name	Function
$V_{DD}/V_{REF}$	+2.7V to 5.5V Power Supply and Reference Voltage Input
СН0	Channel 0 Analog Input
CH1	Channel 1 Analog Input
CLK	Serial Clock
D <sub>IN</sub>	Serial Data In
D <sub>OUT</sub>	Serial Data Out
CS/SHDN	Chip Select/Shutdown Input

# **ELECTRICAL CHARACTERISTICS**

All parameters apply at  $V_{DD}$  = 5.5V,  $V_{SS}$  = 0V,  $T_{AMB}$  = -40°C to +85°C,  $f_{SAMPLE}$  = 100 ksps and  $f_{CLK}$  = 18\* $f_{SAMPLE}$  unless otherwise noted.

Parameter	Sym	Min.	Тур.	Max.	Units	Conditions
Conversion Rate:	,		7.			<u> </u>
Conversion Time	t <sub>CONV</sub>	_	_	12	clock cycles	
Analog Input Sample Time	t <sub>SAMPLE</sub>		1.5		clock cycles	
Throughput Rate	f <sub>SAMPLE</sub>		_ _	100 50	ksps ksps	$V_{DD} = V_{REF} = 5V$ $V_{DD} = V_{REF} = 2.7V$
DC Accuracy:						
Resolution			12		bits	
Integral Nonlinearity	INL		±0.75 ±1	±1 ±2	LSB LSB	MCP3202-B MCP3202-C
Differential Nonlinearity	DNL	_	±0.5	±1	LSB	No missing codes over temperature
Offset Error		_	±1.25	±3	LSB	
Gain Error		_	±1.25	±5	LSB	
Dynamic Performance:						
Total Harmonic Distortion	THD	_	-82	_	dB	$V_{IN} = 0.1V \text{ to } 4.9V@1 \text{ kHz}$
Signal to Noise and Distortion (SINAD)	SINAD	_	72	_	dB	$V_{IN} = 0.1V \text{ to } 4.9V@1 \text{ kHz}$
Spurious Free Dynamic Range	SFDR	_	86	_	dB	V <sub>IN</sub> = 0.1V to 4.9V@1 kHz
Analog Inputs:						
Input Voltage Range for CH0 or CH1 in Single-Ended Mode		V <sub>SS</sub>	_	$V_{DD}$	V	
Input Voltage Range for IN+ in Pseudo-Differential Mode	IN+	IN-	_	V <sub>DD</sub> +IN-		See Sections 3.1 and 4.1
Input Voltage Range for IN- in Pseudo-Differential Mode	IN-	V <sub>ss</sub> -100	_	V <sub>SS</sub> +100	mV	See Sections 3.1 and 4.1
Leakage Current		_	.001	±1	μΑ	
Switch Resistance	R <sub>SS</sub>		1 k		Ω	See Figure 4-1

Note 1: This parameter is established by characterization and not 100% tested.

<sup>2:</sup> Because the sample cap will eventually lose charge, effective clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures. See Section 6.2 for more information.

# **ELECTRICAL CHARACTERISTICS (CONTINUED)**

Sample Capacitor  Capacitor  Digital Input/Output:  Data Coding Format  High Level Input Voltage  Low Level Input Voltage  Voltage  Voltage Voltage  Low Level Output Voltage  Input Leakage Current  Output Leakage Current  Pin Capacitance  (All Inputs/Outputs)  Timing Parameters:  Clock Frequency  Clock High Time  Clock Low Time  Clock Low Time  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To	H L DO CS U	Min.  —  Str 0.7 V <sub>DD</sub> —  4.1 — -10 —10 —  250 250 100 — — —	Typ. 20  aight Bir — — — — — — — — — — — — — — — — — — —		V V V μA μA pF MHz MHz ns ns ns	Conditions  See Figure 4-1 $I_{OH} = -1 \text{ mA, } V_{DD} = 4.5V$ $I_{OL} = 1 \text{ mA, } V_{DD} = 4.5V$ $V_{IN} = V_{SS} \text{ or } V_{DD}$ $V_{OUT} = V_{SS} \text{ or } V_{DD}$ $V_{DD} = 5.0V \text{ (Note 1)}$ $T_{AMB} = 25 \text{ °C, } f = 1 \text{ MHz}$ $V_{DD} = 5V \text{ (Note 2)}$ $V_{DD} = 2.7V \text{ (Note 2)}$
Digital Input/Output:  Data Coding Format  High Level Input Voltage  Low Level Input Voltage  Voltage  Low Level Output Voltage  Input Leakage Current  Output Leakage Current  Pin Capacitance (All Inputs/Outputs)  Timing Parameters:  Clock Frequency  Clock High Time  Clock Low Time  CS Fall To First Rising CLK  Edge  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Enable  CS Rise To Output Disable  CS Disable Time  Dout Rise Time  Dout Fall Time  t  Power Requirements:  Operating Voltage  Operating Current  Indicate Voltage	H L DH DH DL I D C C S U D D	0.7 V <sub>DD</sub> 4.110 -10  250 250	aight Bir		V V V V µA µA pF  MHz MHz ns ns ns	$I_{OH} = -1 \text{ mA}, V_{DD} = 4.5V$ $I_{OL} = 1 \text{ mA}, V_{DD} = 4.5V$ $V_{IN} = V_{SS} \text{ or } V_{DD}$ $V_{OUT} = V_{SS} \text{ or } V_{DD}$ $V_{DD} = 5.0V \text{ (Note 1)}$ $T_{AMB} = 25 \text{ °C}, f = 1 \text{ MHz}$ $V_{DD} = 5V \text{ (Note 2)}$
Data Coding Format High Level Input Voltage Low Level Input Voltage Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current Output Leakage Current Pin Capacitance (All Inputs/Outputs) Timing Parameters: Clock Frequency  Clock High Time Clock Low Time CS Fall To First Rising CLK Edge Data Input Setup Time Data Input Hold Time CLK Fall To Output Data Valid CLK Fall To Output Data Valid CLK Fall To Output Data Valid CS Rise To Output Disable  CS Disable Time  Dout Rise Time  Dout Fall Time  t  Power Requirements: Operating Voltage Operating Current  Voltage	L DH DL I D CS U D	0.7 V <sub>DD</sub> 4.110 -10  250 250			V V V µA µA PF  MHz MHz ns ns ns	$\begin{split} I_{OL} &= 1 \text{ mA, } V_{DD} = 4.5 V \\ V_{IN} &= V_{SS} \text{ or } V_{DD} \\ V_{OUT} &= V_{SS} \text{ or } V_{DD} \\ V_{DD} &= 5.0 V \text{ (Note 1)} \\ T_{AMB} &= 25 ^{\circ}\text{C, f} = 1 \text{ MHz} \\ \end{split}$
High Level Input Voltage  Low Level Input Voltage  Viligh Level Output Voltage  Low Level Output Voltage  Input Leakage Current  Output Leakage Current  Pin Capacitance (All Inputs/Outputs)  Timing Parameters:  Clock Frequency  Clock High Time  Clock Low Time  CS Fall To First Rising CLK  Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Data Valid  CS Rise To Output Disable  CS Disable Time  CS Disable Time  Dout Rise Time  Dout Fall Time  t  Power Requirements:  Operating Voltage  Operating Current  Vilight August Voltage  Vince Toutput Voltage  Vince Tevel Input Voltage  Vince Teve	L DH DL I D CS U D	0.7 V <sub>DD</sub> 4.110 -10  250 250			V V V µA µA PF  MHz MHz ns ns ns	$\begin{split} I_{OL} &= 1 \text{ mA, } V_{DD} = 4.5 V \\ V_{IN} &= V_{SS} \text{ or } V_{DD} \\ V_{OUT} &= V_{SS} \text{ or } V_{DD} \\ V_{DD} &= 5.0 V \text{ (Note 1)} \\ T_{AMB} &= 25 ^{\circ}\text{C, f} = 1 \text{ MHz} \\ \end{split}$
Low Level Input Voltage  High Level Output Voltage  Low Level Output Voltage  Input Leakage Current  Output Leakage Current  Pin Capacitance (All Inputs/Outputs)  Timing Parameters:  Clock Frequency  Clock High Time  Clock Low Time  CS Fall To First Rising CLK  Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Enable  CS Rise To Output Disable  CS Disable Time  Dout Rise Time  Tout Power Requirements:  Operating Voltage  Operating Current  Voltage  Operating Voltage	L DH DL I D CS U D	 4.1  -10 10   250 250			V V V µA µA PF  MHz MHz ns ns ns	$\begin{split} I_{OL} &= 1 \text{ mA, } V_{DD} = 4.5 V \\ V_{IN} &= V_{SS} \text{ or } V_{DD} \\ V_{OUT} &= V_{SS} \text{ or } V_{DD} \\ V_{DD} &= 5.0 V \text{ (Note 1)} \\ T_{AMB} &= 25 ^{\circ}\text{C, f} = 1 \text{ MHz} \\ \end{split}$
High Level Output Voltage  Low Level Output Voltage  Input Leakage Current  Output Leakage Current  Pin Capacitance (All Inputs/Outputs)  Timing Parameters:  Clock Frequency  Clock High Time  Clock Low Time  CS Fall To First Rising CLK  Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CK Fall To Output Enable  CS Rise To Output Disable  CS Disable Time  Dout Rise Time  t  Dout Fall Time  t  Power Requirements:  Operating Voltage  Operating Current  Input Voltage  Operating Voltage	DH DL I D OUT  K K II D CCS	 -10 -10   250 250			V V μA μA pF MHz MHz ns ns ns	$\begin{split} I_{OL} &= 1 \text{ mA, } V_{DD} = 4.5 V \\ V_{IN} &= V_{SS} \text{ or } V_{DD} \\ V_{OUT} &= V_{SS} \text{ or } V_{DD} \\ V_{DD} &= 5.0 V \text{ (Note 1)} \\ T_{AMB} &= 25 ^{\circ}\text{C, f} = 1 \text{ MHz} \\ \end{split}$
Low Level Output Voltage  Input Leakage Current  Output Leakage Current  Pin Capacitance (All Inputs/Outputs)  Timing Parameters:  Clock Frequency  Clock High Time  Clock Low Time  CS Fall To First Rising CLK  Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Data Valid  CLK Fall To Output Disable  CS Disable Time  Dout Rise Time  t  Dout Fall Time  t  Power Requirements:  Operating Voltage Operating Current  Input Leakage Current  Input Setup Time  t  CS Fall To First Rising CLK  t  CS	DL  I  D  OUT  IK  II  CCS	 -10 -10   250 250		10 10 10 1.8 0.9 — — —	V  µA  µA  pF  MHz  MHz  ns  ns  ns	$\begin{split} I_{OL} &= 1 \text{ mA, } V_{DD} = 4.5 V \\ V_{IN} &= V_{SS} \text{ or } V_{DD} \\ V_{OUT} &= V_{SS} \text{ or } V_{DD} \\ V_{DD} &= 5.0 V \text{ (Note 1)} \\ T_{AMB} &= 25 ^{\circ}\text{C, f} = 1 \text{ MHz} \\ \end{split}$
Low Level Output Voltage  Input Leakage Current  Output Leakage Current  Pin Capacitance (All Inputs/Outputs)  Timing Parameters:  Clock Frequency  Clock High Time  Clock Low Time  CS Fall To First Rising CLK  Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Data Valid  CLK Fall To Output Disable  CS Rise To Output Disable  CS Disable Time  Dout Rise Time  Dout Fall Time  Toporating Voltage Operating Voltage  Operating Current  Interput Leakage Current  In	DL  I  D  OUT  IK  II  CCS	-10   250 250		10 10 10 1.8 0.9 — — —	μA μA pF MHz MHz ns ns	$V_{IN} = V_{SS} \text{ or } V_{DD}$ $V_{OUT} = V_{SS} \text{ or } V_{DD}$ $V_{DD} = 5.0 \text{V (Note 1)}$ $T_{AMB} = 25 ^{\circ}\text{C}, f = 1 \text{ MHz}$ $V_{DD} = 5 \text{V (Note 2)}$
Input Leakage Current Output Leakage Current Pin Capacitance (All Inputs/Outputs)  Timing Parameters: Clock Frequency  Clock High Time Clock Low Time  Table To First Rising CLK Edge Data Input Setup Time  CLK Fall To Output Data Valid CLK Fall To Output Enable CS Rise To Output Disable  CS Disable Time  Dout Rise Time  to Dout Fall Time  To Dout Power Requirements: Operating Voltage Operating Current  Interpretation Services All Ser	DO COS	-10   250 250		1.8 0.9 — — —	μA pF MHz MHz ns ns ns	$V_{OUT} = V_{SS} \text{ or } V_{DD}$ $V_{DD} = 5.0 \text{ V (Note 1)}$ $T_{AMB} = 25 ^{\circ}\text{C}, f = 1 \text{ MHz}$ $V_{DD} = 5 \text{ V (Note 2)}$
Pin Capacitance (All Inputs/Outputs)  Timing Parameters:  Clock Frequency  Clock High Time  Clock Low Time  CS Fall To First Rising CLK Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Enable  CS Rise To Output Disable  CS Disable Time  Dout Rise Time  t  Dout Fall Time  t  Power Requirements:  Operating Voltage  Operating Current  CIN, CIN, CIN, CIN, CIN, CIN, CIN, CIN,	.K II D CS			1.8 0.9 — — —	pF  MHz MHz ns ns ns	$V_{DD} = 5.0V \text{ (Note 1)}$ $T_{AMB} = 25 ^{\circ}\text{C}, f = 1 \text{ MHz}$ $V_{DD} = 5V \text{ (Note 2)}$
Pin Capacitance (All Inputs/Outputs)  Timing Parameters:  Clock Frequency  Clock High Time  Clock Low Time  CS Fall To First Rising CLK Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Enable  CS Rise To Output Disable  CS Disable Time  Dout Rise Time  Dout Fall Time  t  Power Requirements:  Operating Voltage  Operating Current  fc.	.K II D CS	250		1.8 0.9 — — — — 50	MHz MHz ns ns ns	$T_{AMB} = 25 ^{\circ}\text{C}, f = 1 \text{ MHz}$ $V_{DD} = 5V \text{ (Note 2)}$
Timing Parameters:  Clock Frequency  Clock High Time  Clock Low Time  CS Fall To First Rising CLK  Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Enable  CS Rise To Output Disable  CS Disable Time  CS Disable Time  Dout Rise Time  tc  Dout Fall Time  tc  Power Requirements:  Operating Voltage  Operating Current  tc	D CS	250		0.9 — — — — 50	MHz ns ns ns ns	V <sub>DD</sub> = 5V ( <b>Note 2</b> )
Clock Frequency  Clock High Time  Clock Low Time  CS Fall To First Rising CLK  Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Enable  CS Rise To Output Disable  CS Disable Time  CS Disable Time  Dout Rise Time  tc  Dout Fall Time  tc  Coperating Voltage  Operating Current  tc	D CS	250		0.9 — — — — 50	MHz ns ns ns ns	
Clock High Time t <sub>L</sub> Clock Low Time t <sub>L</sub> CS Fall To First Rising CLK t <sub>SL</sub> Edge  Data Input Setup Time t <sub>L</sub> Data Input Hold Time t <sub>L</sub> CLK Fall To Output Data Valid t <sub>L</sub> CLK Fall To Output Enable t <sub>L</sub> CS Rise To Output Disable t <sub>L</sub> CS Disable Time t <sub>L</sub> D <sub>OUT</sub> Rise Time t <sub>L</sub> D <sub>OUT</sub> Fall Time t <sub>L</sub> Power Requirements:  Operating Voltage V <sub>L</sub> Operating Current l <sub>L</sub>	D CS	250		0.9 — — — — 50	MHz ns ns ns ns	
Clock High Time t <sub>L</sub> Clock Low Time t <sub>L</sub> CS Fall To First Rising CLK t <sub>SL</sub> Edge  Data Input Setup Time t <sub>L</sub> Data Input Hold Time t <sub>L</sub> CLK Fall To Output Data Valid t <sub>L</sub> CLK Fall To Output Enable t <sub>L</sub> CS Rise To Output Disable t <sub>L</sub> CS Disable Time t <sub>L</sub> D <sub>OUT</sub> Rise Time t <sub>L</sub> D <sub>OUT</sub> Fall Time t <sub>L</sub> Power Requirements:  Operating Voltage V <sub>L</sub> Operating Current l <sub>L</sub>	D CS	250			ns ns ns	V <sub>DD</sub> = 2.7V ( <b>Note 2</b> )
Clock Low Time  CS Fall To First Rising CLK Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Enable  To Disable Time  CS Disable Time  Dout Rise Time  tc  Dout Fall Time	D CS U	250		— 50	ns ns	
CS Fall To First Rising CLK Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Enable  CS Rise To Output Disable  CS Disable Time  Dout Rise Time  tc  Dout Fall Time	CS U			— 50	ns ns	
Edge  Data Input Setup Time  Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Enable  CS Rise To Output Disable  CS Disable Time  Dout Rise Time  t  Dout Fall Time  t  Power Requirements:  Operating Voltage  Operating Current  Last Setup Time  Tout Setup	U D	100 — — —	_ 		ns	
Data Input Hold Time  CLK Fall To Output Data Valid  CLK Fall To Output Enable  CS Rise To Output Disable  CS Disable Time  Dout Rise Time  t  Dout Fall Time  t  Power Requirements:  Operating Voltage  Operating Current  t  CLK Fall To Output Data Valid  t  CS Rise To Output Disable  t  CS Disable Time  t  T  CS Disable Time	D	_ _ _	_ _			
CLK Fall To Output Data Valid CLK Fall To Output Enable CS Rise To Output Disable  CS Disable Time  Dout Rise Time  t  Dout Fall Time  t  Power Requirements:  Operating Voltage Operating Current  t  CLK Fall To Output Data Valid  t  t  CS Rise To Output Disable  t  t  CS Disable Time			_	EΩ		
CLK Fall To Output Enable  CS Rise To Output Disable  CS Disable Time  CS Disable Time  t <sub>C</sub> D <sub>OUT</sub> Rise Time  t <sub>C</sub> D <sub>OUT</sub> Fall Time  t  Power Requirements:  Operating Voltage  Operating Current  t  CS Disable Time  t <sub>C</sub> t <sub>C</sub> D <sub>OUT</sub> Fall Time	0	_		50	ns	
CS Rise To Output Disable  CS Disable Time  Dout Rise Time  t  Dout Fall Time  t  Power Requirements:  Operating Voltage  Operating Current  L  CS Disable Time  t  L  CS Disable Time		1	_	200	ns	See Test Circuits, Figure 1-2
CS Disable Time t <sub>C</sub> D <sub>OUT</sub> Rise Time t <sub>I</sub> D <sub>OUT</sub> Fall Time t  Power Requirements:  Operating Voltage V <sub>I</sub> Operating Current I <sub>D</sub>		_	_	200	ns	See Test Circuits, Figure 1-2
D <sub>OUT</sub> Rise Time  t  D <sub>OUT</sub> Fall Time  t  Power Requirements:  Operating Voltage  Operating Current  I <sub>D</sub>	S	_	_	100	ns	See Test Circuits, Figure 1-2 Note 1
$\begin{array}{ccc} D_{\text{OUT}} \text{ Rise Time} & & t_{\text{I}} \\ \\ D_{\text{OUT}} \text{ Fall Time} & & t_{\text{I}} \\ \\ \textbf{Power Requirements:} \\ \\ \text{Operating Voltage} & & V_{\text{I}} \\ \\ \text{Operating Current} & & I_{\text{I}} \\ \end{array}$	SH	500	_	_	ns	
Power Requirements:  Operating Voltage V Operating Current I D		_	_	100	ns	See Test Circuits, Figure 1-2 Note 1
Operating Voltage V Operating Current I	=	_	_	100	ns	See Test Circuits, Figure 1-2 Note 1
Operating Current I <sub>c</sub>		•		•		•
Operating Current I <sub>c</sub>	)D	2.7	_	5.5	V	
	D	_	375	550	μΑ	$V_{DD} = 5.0V$ , $D_{OUT}$ unloaded
		_	0.5	5	μΑ	$\overline{\text{CS}} = V_{\text{DD}} = 5.0 \text{V}$
Temperature Ranges:		•		•		
Specified Temperature Range T	A	-40	_	+85	°C	
Operating Temperature Range T		-40	_	+85	°C	
Storage Temperature Range T		-65	_	+150	°C	
Thermal Package Resistance:			•			•
Thermal Resistance, 8L-PDIP θ		_	85	_	°C/W	
Thermal Resistance, 8L-SOIC $\theta$	IA	_	163	_	°C/W	
Thermal Resistance, 8L-MSOP θ	IA		206	_	°C/W	
Thermal Resistance, 8L-TSSOP θ	IA	_			1	+

**Note 1:** This parameter is established by characterization and not 100% tested.

<sup>2:</sup> Because the sample cap will eventually lose charge, effective clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures. See Section 6.2 for more information.




FIGURE 1-1: Serial Timing.




FIGURE 1-2: Test Circuits.

#### 2.0 TYPICAL PERFORMANCE CHARACTERISTICS

**Note:** The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Integral Nonlinearity (INL) vs. Sample Rate.






FIGURE 2-2: Integral Nonlinearity (INL) vs. V<sub>DD</sub>.



**FIGURE 2-3:** Integral Nonlinearity (INL) vs. Code (Representative Part).



**FIGURE 2-4:** Integral Nonlinearity (INL) vs. Sample Rate ( $V_{DD} = 2.7V$ ).







FIGURE 2-5: Integral Nonlinearity (INL) vs. V<sub>DD</sub>.




**FIGURE 2-6:** Integral Nonlinearity (INL) vs. Code (Representative Part,  $V_{DD} = 2.7V$ ).




**FIGURE 2-7:** Integral Nonlinearity (INL) vs. Temperature.




**FIGURE 2-8:** Differential Nonlinearity (DNL) vs. Sample Rate.




**FIGURE 2-9:** Differential Nonlinearity (DNL) vs.  $V_{DD}$ .




**FIGURE 2-10:** Integral Nonlinearity (INL) vs. Temperature  $(V_{DD} = 2.7V)$ .




**FIGURE 2-11:** Differential Nonlinearity (DNL) vs. Sample Rate  $(V_{DD} = 2.7V)$ .




**FIGURE 2-12:** Differential Nonlinearity (DNL) vs.  $V_{DD}$ .




**FIGURE 2-13:** Differential Nonlinearity (DNL) vs. Code (Representative Part).




**FIGURE 2-14:** Differential Nonlinearity (DNL) vs. Temperature.




**FIGURE 2-15:** Gain Error vs.  $V_{DD}$ .



**FIGURE 2-16:** Differential Nonlinearity (DNL) vs. Code (Representative Part,  $V_{\rm DD} = 2.7V$ ).



**FIGURE 2-17:** Differential Nonlinearity (DNL) vs. Temperature  $(V_{DD} = 2.7V)$ .



**FIGURE 2-18:** Offset Error vs.  $V_{DD}$ .






FIGURE 2-19: Gain Error vs. Temperature.



**FIGURE 2-20:** Signal to Noise Ratio (SNR) vs. Input Frequency.



**FIGURE 2-21:** Total Harmonic Distortion (THD) vs. Input Frequency.







FIGURE 2-22: Offset Error vs. Temperature.




**FIGURE 2-23:** Signal to Noise and Distortion (SINAD) vs. Input Frequency.




**FIGURE 2-24:** Signal to Noise and Distortion (SINAD) vs. Signal Level.




**FIGURE 2-25:** Effective Number of Bits (ENOB) vs.  $V_{\rm DD}$ .




**FIGURE 2-26:** Spurious Free Dynamic Range (SFDR) vs. Input Frequency.




**FIGURE 2-27:** Frequency Spectrum of 10 kHz input (Representative Part).




**FIGURE 2-28:** Effective Number of Bits (ENOB) vs. Input Frequency.



**FIGURE 2-29:** Power Supply Rejection (PSR) vs. Ripple Frequency.



**FIGURE 2-30:** Frequency Spectrum of 1 kHz input (Representative Part,  $V_{DD} = 2.7V$ ).



**FIGURE 2-31:**  $I_{DD}$  vs.  $V_{DD}$ .






FIGURE 2-32: I<sub>DD</sub> vs. Clock Frequency.



**FIGURE 2-33:**  $I_{DD}$  vs. Temperature.



**FIGURE 2-34:**  $I_{DDS}$  vs.  $V_{DD}$ .





FIGURE 2-35: I<sub>DDS</sub> vs. Temperature.



**FIGURE 2-36:** Analog Input leakage current vs. Temperature.

#### 3.0 PIN DESCRIPTIONS

#### 3.1 CH0/CH1

Analog inputs for channels 0 and 1 respectively. These channels can programmed to be used as two independent channels in single ended-mode or as a single pseudo-differential input where one channel is IN+ and one channel is IN-. See Section 5.0 for information on programming the channel configuration.

### 3.2 Chip Select/Shutdown (CS/SHDN)

The  $\overline{\text{CS}}/\text{SHDN}$  pin is used to initiate communication with the device when pulled low and will end a conversion and put the device in low power standby when pulled high. The  $\overline{\text{CS}}/\text{SHDN}$  pin must be pulled high between conversions.

#### 3.3 Serial Clock (CLK)

The SPI clock pin is used to initiate a conversion and to clock out each bit of the conversion as it takes place. See Section 6.2 for constraints on clock speed.

#### 3.4 Serial Data Input (DIN)

The SPI port serial data input pin is used to clock in input channel configuration data.

#### 3.5 Serial Data Output (DOUT)

The SPI serial data output pin is used to shift out the results of the A/D conversion. Data will always change on the falling edge of each clock as the conversion takes place.

#### 4.0 DEVICE OPERATION

The MCP3202 A/D Converter employs a conventional SAR architecture. With this architecture, a sample is acquired on an internal sample/hold capacitor for 1.5 clock cycles starting on the second rising edge of the serial clock after the start bit has been received. Following this sample time, the input switch of the converter opens and the device uses the collected charge on the internal sample and hold capacitor to produce a serial 12-bit digital output code. Conversion rates of 100 ksps are possible on the MCP3202. See Section 6.2 for information on minimum clock rates. Communication with the device is done using a 3-wire SPI-compatible interface.

#### 4.1 Analog Inputs

The MCP3202 device offers the choice of using the analog input channels configured as two single-ended inputs or a single pseudo-differential input. Configuration is done as part of the serial command before each conversion begins. When used in the pseudo-differential mode, CH0 and CH1 are programmed as the IN+ and IN- inputs as part of the command string transmitted to the device. The IN+ input can range from IN- to  $V_{\text{REF}}$  ( $V_{\text{DD}}$  + IN-). The IN- input is limited to  $\pm 100$  mV from the  $V_{\text{SS}}$  rail. The IN- input can be used to cancel small signal common-mode noise which is present on both the IN+ and IN- inputs.

For the A/D Converter to meet specification, the charge holding capacitor ( $C_{\text{SAMPLE}}$ ) must be given enough time to acquire a 12-bit accurate voltage level during the 1.5 clock cycle sampling period. The analog input model is shown in Figure 4-1.

In this diagram, it is shown that the source impedance ( $R_S$ ) adds to the internal sampling switch ( $R_{SS}$ ) impedance, directly affecting the time that is required to charge the capacitor,  $C_{SAMPLE}$ . Consequently, larger source impedances increase the offset, gain, and integral linearity errors of the conversion.

Ideally, the impedance of the signal source should be near zero. This is achievable with an operational amplifier such as the MCP601 which has a closed loop output impedance of tens of ohms. The adverse affects of higher source impedances are shown in Figure 4-2.

When operating in the pseudo-differential mode, if the voltage level of IN+ is equal to or less than IN-, the resultant code will be 000h. If the voltage at IN+ is equal to or greater than  $\{[V_{DD}+(IN-)]-1\,LSB\}$ , then the output code will be FFFh. If the voltage level at IN- is more than 1 LSB below  $V_{SS}$ , then the voltage level at the IN+ input will have to go below  $V_{SS}$  to see the 000h output code. Conversely, if IN- is more than 1 LSB above  $V_{SS}$ , then the FFFh code will not be seen unless the IN+ input level goes above  $V_{DD}$  level.

#### 4.2 <u>Digital Output Code</u>

The digital output code produced by an A/D Converter is a function of the input signal and the reference voltage. For the MCP3202,  $V_{DD}$  is used as the reference voltage. As the  $V_{DD}$  level is reduced, the LSB size is reduced accordingly. The theoretical digital output code produced by the A/D Converter is shown below.

Digital Output Code = 
$$\frac{4096 \cdot V_{IN}}{V_{DD}}$$

where:

 $V_{IN}$  = analog input voltage  $V_{DD}$  = supply voltage





FIGURE 4-1: Analog Input Model.



**FIGURE 4-2:** Maximum Clock Frequency vs. Input Resistance  $(R_s)$  to maintain less than a 0.1 LSB deviation in INL from nominal conditions.

#### 5.0 SERIAL COMMUNICATIONS

#### 5.1 Overview

Communication with the MCP3202 is done using a standard SPI-compatible serial interface. Initiating communication with the device is done by bringing the CS line low. See Figure 5-1. If the device was powered up with the CS pin low, it must be brought high and back low to initiate communication. The first clock received with CS low and DIN high will constitute a start bit. The SGL/DIFF bit and the ODD/SIGN bit follow the start bit and are used to select the input channel configuration. The SGL/DIFF is used to select single ended or psuedo-differential mode. The ODD/SIGN bit selects which channel is used in single ended mode, and is used to determine polarity in pseudo-differential mode. Following the ODD/SIGN bit, the MSBF bit is transmitted to and is used to enable the LSB first format for the device. If the MSBF bit is high, then the data will come from the device in MSB first format and any further clocks with  $\overline{\text{CS}}$  low will cause the device to output zeros. If the MSBF bit is low, then the device will output the converted word LSB first after the word has been transmitted in the MSB first format. See Figure 5-2. Table 5-1 shows the configuration bits for the MCP3202. The device will begin to sample the analog input on the second rising edge of the clock, after the start bit has been received. The sample period will end on the falling edge of the third clock following the start bit.

On the falling edge of the clock for the MSBF bit, the device will output a low null bit. The next sequential 12 clocks will output the result of the conversion with MSB first as shown in Figure 5-1. Data is always output from the device on the falling edge of the clock. If all 12 data bits have been transmitted and the device continues to receive clocks while the  $\overline{CS}$  is held low, (and MSBF = 1), the device will output the conversion result LSB first as shown in Figure 5-2. If more clocks are provided to the device while  $\overline{CS}$  is still low (after the LSB first data has been transmitted), the device will clock out zeros indefinitely.

If necessary, it is possible to bring  $\overline{\text{CS}}$  low and clock in leading zeros on the D $_{\text{IN}}$  line before the start bit. This is often done when dealing with microcontroller-based SPI ports that must send 8 bits at a time. Refer to Section 6.1 for more details on using the MCP3202 devices with hardware SPI ports.

	Cor Bi	nfig its	Cha Sele	GND	
	Sgl/ Diff	Odd/ sign	0	1	GND
Single Ended	1	0	+	_	-
Mode	1	1	_	+	-
Pseudo- DifferentiaL Mode	0	0	IN+	IN-	
	0	1	IN-	IN+	

**TABLE 5-1:** Configuration Bits for the MCP3202.




FIGURE 5-1: Communication with the MCP3202 using MSB first format only.




FIGURE 5-2: Communication with MCP3202 using LSB first format.

#### 6.0 APPLICATIONS INFORMATION

#### 6.1 <u>Using the MCP3202 with</u> Microcontroller (MCU) SPI Ports

With most microcontroller SPI ports, it is required to send groups of eight bits. It is also required that the microcontroller SPI port be configured to clock out data on the falling edge of clock and latch data in on the rising edge. Depending on how communication routines are used, it is very possible that the number of clocks required for communication will not be a multiple of eight. Therefore, it may be necessary for the MCU to send more clocks than are actually required. This is usually done by sending 'leading zeros' before the start bit, which are ignored by the device. As an example, Figure 6-1 and Figure 6-2 show how the MCP3202 can be interfaced to a MCU with a hardware SPI port. Figure 6-1 depicts the operation shown in SPI Mode 0,0, which requires that the SCLK from the MCU idles

in the 'low' state, while Figure 6-2 shows the similar case of SPI Mode 1,1 where the clock idles in the 'high' state.

As shown in Figure 6-1, the first byte transmitted to the A/D Converter contains seven leading zeros before the start bit. Arranging the leading zeros this way produces the output 12 bits to fall in positions easily manipulated by the MCU. The MSB is clocked out of the A/D Converter on the falling edge of clock number 12. After the second eight clocks have been sent to the device, the MCU receive buffer will contain three unknown bits (the output is at high impedance until the null bit is clocked out), the null bit and the highest order four bits of the conversion. After the third byte has been sent to the device, the receive register will contain the lowest order eight bits of the conversion results. Easier manipulation of the converted data can be obtained by using this method.




FIGURE 6-1: SPI Communication using 8-bit segments (Mode 0,0: SCLK idles low).




FIGURE 6-2: SPI Communication using 8-bit segments (Mode 1,1: SCLK idles high).


#### 6.2 Maintaining Minimum Clock Speed

When the MCP3202 initiates the sample period, charge is stored on the sample capacitor. When the sample period is complete, the device converts one bit for each clock that is received. It is important for the user to note that a slow clock rate will allow charge to bleed off the sample cap while the conversion is taking place. At 85°C (worst case condition), the part will maintain proper charge on the sample capacitor for at least 1.2 ms after the sample period has ended. This means that the time between the end of the sample period and the time that all 12 data bits have been clocked out must not exceed 1.2 ms (effective clock frequency of 10 kHz). Failure to meet this criteria may induce linearity errors into the conversion outside the rated specifications. It should be noted that during the entire conversion cycle, the A/D Converter does not require a constant clock speed or duty cycle, as long as all timing specifications are met.

#### 6.3 <u>Buffering/Filtering the Analog Inputs</u>

If the signal source for the A/D Converter is not a low impedance source, it will have to be buffered or inaccurate conversion results may occur. It is also recommended that a filter be used to eliminate any signals that may be aliased back into the conversion results. This is illustrated in Figure 6-3 below where an op amp is used to drive the analog input of the MCP3202. This amplifier provides a low impedance output for the converter input and a low pass filter, which eliminates unwanted high frequency noise.

Low pass (anti-aliasing) filters can be designed using Microchip's interactive FilterLab<sup>TM</sup> software. FilterLab will calculate capacitor and resistor values, as well as, determine the number of poles that are required for the application. For more information on filtering signals, see the application note AN699 "Anti-Aliasing Analog Filters for Data Acquisition Systems.




**FIGURE 6-3:** The MCP601 Operational Amplifier is used to implement a 2nd order anti-aliasing filter for the signal being converted by the MCP3202.

#### 6.4 Layout Considerations

When laying out a printed circuit board for use with analog components, care should be taken to reduce noise wherever possible. A bypass capacitor should always be used with this device and should be placed as close as possible to the device pin. A bypass capacitor value of 0.1 µF is recommended.

Digital and analog traces should be separated as much as possible on the board and no traces should run underneath the device or the bypass capacitor. Extra precautions should be taken to keep traces with high frequency signals (such as clock lines) as far as possible from analog traces.


Use of an analog ground plane is recommended in order to keep the ground potential the same for all devices on the board. Providing V<sub>DD</sub> connections to devices in a "star" configuration can also reduce noise by eliminating current return paths and associated errors. See Figure 6-4. For more information on layout tips when using A/D Converters, refer to AN688 "Layout Tips for 12-Bit A/D Converter Applications" (DS00688).



**FIGURE 6-4:**  $V_{DD}$  traces arranged in a 'Star' configuration in order to reduce errors caused by current return paths.

#### 7.0 PACKAGING INFORMATION

#### 7.1 Package Marking Information



Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code


© Pb-free JEDEC designator for Matte Tin (Sn)
\* This package is Pb-free. The Pb-free JEDEC designator © )
can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

\* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code.

# 8-Lead Plastic Dual In-line (P) – 300 mil Body (PDIP)

**ote:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units INCHES*					IILLIMETERS	3	
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32	
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26	
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60	
Overall Length	D	.360	.373	.385	9.14	9.46	9.78	
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

<sup>\*</sup> Controlling Parameter

#### Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001

Drawing No. C04-018

<sup>§</sup> Significant Characteristic

# 8-Lead Plastic Small Outline (SN) - Narrow, 150 mil Body (SOIC)

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



_	Units			INCHES*		MILLIMETERS			
	Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins		n		8			8		
Pitch		р		.050			1.27		
Overall Height		Α	.053	.061	.069	1.35	1.55	1.75	
Molded Package Th	ickness	A2	.052	.056	.061	1.32	1.42	1.55	
Standoff	§	A1	.004	.007	.010	0.10	0.18	0.25	
Overall Width		Е	.228	.237	.244	5.79	6.02	6.20	
Molded Package Wi	dth	E1	.146	.154	.157	3.71	3.91	3.99	
Overall Length		D	.189	.193	.197	4.80	4.90	5.00	
Chamfer Distance		h	.010	.015	.020	0.25	0.38	0.51	
Foot Length		L	.019	.025	.030	0.48	0.62	0.76	
Foot Angle		ф	0	4	8	0	4	8	
Lead Thickness		С	.008	.009	.010	0.20	0.23	0.25	
Lead Width		В	.013	.017	.020	0.33	0.42	0.51	
Mold Draft Angle Top	)	α	0	12	15	0	12	15	
Mold Draft Angle Bo	ttom	β	0	12	15	0	12	15	

<sup>\*</sup> Controlling Parameter

#### Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012

Drawing No. C04-057

<sup>§</sup> Significant Characteristic

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**te:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	М	ILLIMETER	RS		
Dimension	MIN	NOM	MAX		
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	_	_	1.10	
Molded Package Thickness	A2	0.75	0.85	0.95	
Standoff	A1	0.00	_	0.15	
Overall Width	E	4.90 BSC			
Molded Package Width	E1	3.00 BSC			
Overall Length	D	3.00 BSC			
Foot Length	L	0.40	0.60	0.80	
Footprint	L1		0.95 REF		
Foot Angle	φ	0°		8°	
Lead Thickness	С	0.08		0.23	
Lead Width	b	0.22	_	0.40	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.


  | PSE: Reference Dimension value without tolerance for information purposes and the properties are presented in the purposes of the properties are presented in the purposes of the properties are presented in the purposes of the purposes

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-111, Sept. 8, 2006

## 8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body (TSSOP)

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		INCHES		MILLIMETERS*			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	е		.026 BSC			0.65 BSC	
Overall Height	Α	_	_	.047	_	_	1.20
Molded Package Thickness	A2	.031	.039	.041	0.80	1.00	1.05
Standoff	A1	.002	_	.006	0.05	_	0.15
Overall Width	E	.252 BSC			6.40 BSC		
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.114	.118	.122	2.90	3.00	3.10
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Foot Angle	φ	0°	_	8°	0°	_	8°
Lead Thickness	С	.004	-	.008	0.09	_	0.20
Lead Width	b	.007	_	.012	0.19	_	0.30
Mold Draft Angle Top	α		12° REF			12° REF	
Mold Draft Angle Bottom	β		12° REF			12° REF	

<sup>\*</sup>Controlling Parameter

#### Notes:

 Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M

REF: Reference Dimension, usually without tolerance, for information purposes only.

See ASME Y14.5M Drawing No. C04-086

Revised 7-25-06

N	П,	$\frown$	D	2	7	A	1
I۷	41	C	Г	J	Z	U	Z

**NOTES:** 

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X	X	/XX	Examples:
Device I			Package  Converter Converter (Tape and Reel) I TSSOP package only)	<ul> <li>a) MCP3202-I/MS: = Industrial temperature, MSOP package.</li> <li>b) MCP3202-BI/P: = B Performance grade, industrial temp., PDIP package</li> <li>c) MCP3202-CI/SN: = C Performance grade, industrial temp., SOIC package</li> <li>d) MCP3202T-BI/SN: = Tape and Reel, B Performance grade, industrial temp., SOIC</li> </ul>
Performance Grade:	B = ±1 LS C = ±2 LS	SB INL (TSSOP not SB INL	t available)	package  a) MCP3202T-CI/ST: = Tape and Reel, C Performance grade, industrial temp., TSSOP
Temperature Range:	I = -40°0	C to +85°C		package.
Package:	P = Plasti SN = Plasti	ic DIP (300 mil Bod ic SOIC (150 mil Bo		

# **MCP3202**

**NOTES:** 

# **APPENDIX A: REVISION HISTORY**

Revision D (December 2006)

This revision includes updates to the packaging diagrams.

NOTES:		

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, Keeloq, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

**Toronto** 

Mississauga, Ontario, Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi

Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870

Fax: 65-6334-8850 Taiwan - Hsin Chu

Tel: 886-3-572-9526

Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818

Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok

Tel: 66-2-694-1351

Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham** 

Tel: 44-118-921-5869 Fax: 44-118-921-5820

10/19/06